



### AMENDMENTS TO THE CLAIMS

This listing of claims replaces all prior versions and listings of claims in the application:

#### Listing of Claims:

1. (Original) A circuit comprising:  
first and second field effect transistor devices arranged to provide parallel current paths between a supply voltage and an output node, the first and second transistor devices having oxide layers with a thickness of about 200 Angstroms or less; and  
a component coupled to the output node that is intolerant of the supply voltage.
2. (Original) The circuit of claim 1 wherein the oxide layers have a thickness between about 100 Angstroms and about 190 Angstroms.
3. (Original) The circuit of claim 1 further comprising a current source coupled to the output node.
4. (Original) The circuit of claim 1 further comprising a third transistor device coupled to the output node and a circuit that activates the third transistor device when the first transistor device is deactivated.
5. (Original) The circuit of claim 1 further comprising switching logic to selectively activate the first transistor device.
6. (Original) The circuit of claim 1, wherein the transistor devices are selected from the group consisting of P devices and S devices.

7. (Original) The circuit of claim 6, wherein the first transistor device is a P device and the second transistor device is an S device.

8. (Original) The circuit of claim 7, wherein the S device is diode-connected to the voltage source.

9. (Original) The circuit of claim 1, wherein a third transistor device is disposed between the first transistor device and the output node and wherein the third transistor device has an oxide layer with a thickness greater than about 200 Angstroms.

10. (Original) The circuit of claim 1, wherein the supply voltage is selected from the group consisting of about 3 volts, about 5 volts and about 12 volts.

11. (Original) A computer system, comprising:

- a central processor;

- a system bus coupled to the processor;

- a main memory coupled to said system bus; and

- a programmable non-volatile long term memory coupled to said system bus, further comprising:

  - a flash EEPROM memory array; and

  - a circuit for providing a voltage substantially higher than  $V_{cc}$  to the EEPROM array, said circuit comprising:

    - first and second field effect transistor devices arranged to provide parallel current paths between a supply voltage and an output node, the first and second transistor devices having oxide layers with a thickness of about 200 Angstroms or less; and
    - a component coupled to the output node that is intolerant of the supply voltage.

12. (Original) The system of claim 11 wherein the oxide layers have a thickness of about 100 to about 190 Angstroms.

13. (Original) The system of claim 11 further comprising a current source coupled to the output node.

14. (Original) The system of claim 11 further comprising a third transistor device coupled to the output node and pull down switching logic that activates the transistor when the first transistor device is deactivated.

15. (Original) The system of claim 11 further comprising switching logic to selectively activate the first transistor device.

16. (Original) The system of claim 11, wherein the transistor devices are selected from the group consisting of P devices and S devices.

17. (Original) The system of claim 16, wherein the first transistor device is a P device and the second transistor device is an S device.

18. (Original) The system of claim 17, wherein the S device is diode-connected to the voltage source.

19. (Original) The system of claim 11, wherein a third transistor device is disposed between the first transistor device and the output node and wherein the third transistor device has an oxide layer with a thickness greater than about 200 Angstroms.

20. (Original) The system of claim 11, wherein the supply voltage is selected from the group consisting of about 3 volts, about 5 volts and about 12 volts.

21. (Original) A method comprising:

providing first and second field effect transistor devices arranged to provide parallel current paths between a supply voltage and an output node, the first and second transistor devices having oxide layers with a thickness of about 200 Angstroms or less, wherein the output node is coupled to a component that is intolerant of the supply voltage; and

selectively activating the first transistor device to pass substantially the entire supply to the output node.

22. (Original) The method of claim 21, further comprising bleeding sub-threshold current from the output node.

23. (Original) The method of claim 22, wherein the bleeding is performed by a current source coupled to the output node.

24. (Original) The method of claim 21, further comprising pulling down the output node voltage to the steady state output node voltage upon deactivation of the first transistor device.

25. (Original) The method of claim 24 wherein the pull down is effected by a third transistor device coupled to the output node and logic that activates the transistor when the first transistor device is deactivated.

26. (Original) The method of claim 21 wherein the oxide layers have a thickness of about 100 to about 190 Angstroms.

27. (Original) The method of claim 21 wherein the first transistor device is activated by a logic network.

28. (Original) The method of claim 21, wherein the transistor devices are selected from the group consisting of P devices and S devices.

29. (Original) The method of claim 28, wherein the first transistor device is a P device and the second transistor device is an S device.

30. (Original) The method of claim 29, wherein the S device is diode-connected to the voltage source.

31. (Original) The method of claim 21, wherein the supply voltage is selected from the group consisting of about 3 volts, about 5 volts and about 12 volts.

32. (New) A method of selectively conditioning a supply voltage within an integrated circuit comprising:

providing first and second transistor devices arranged to provide parallel current paths between the supply voltage and an output node within the integrated circuit, wherein the first and second transistor devices have oxide layers with a thickness of about 200 Angstroms or less, and wherein the second transistor device provides a sustained voltage at the output node that is substantially reduced below the supply voltage; and

selectively activating the first transistor device to pass substantially the entire supply to the output node.

33. (New) The method of claim 32, further comprising bleeding sub-threshold current from the output node.

34. (New) The method of claim 33, wherein the bleeding is performed by a current source coupled to the output node.

35. (New) The method of claim 32, further comprising pulling down the output node voltage to the steady state output node voltage upon deactivation of the first transistor device.

36. (New) The method of claim 32 wherein the oxide layers have a thickness of about 100 to about 190 Angstroms.

37. (New) The method of claim 32, wherein the transistor devices are selected from the group consisting of P devices and S devices.

38. (New) The method of claim 37, wherein the second transistor device is an S device and is diode-connected to the supply voltage.

39. (New) The method of claim 32, wherein the supply voltage is selected from the group consisting of about 3 volts, about 5 volts and about 12 volts.

40. (New) A method comprising:

supplying a supply voltage to an input node;

selectively activating a first transistor device coupled to the input node to pass

substantially the entire supply voltage to an output node; and

bleeding sub-threshold current through a second transistor device in parallel with the first transistor device to provide a voltage at the output node that is substantially reduced below the supply voltage, wherein the first and second transistor devices have oxide layers with a thickness of about 200 Angstroms or less.

41. (New) The method of claim 40 wherein the oxide layers of the first and second transistor devices have a thickness of about 100 to about 190 Angstroms.

42. (New) The method of claim 40, wherein the bleeding is performed by a current source coupled to the output node.

43. (New) The method of claim 40, further comprising pulling down the output node voltage to the steady state output node voltage upon deactivation of the first transistor device.

44. (New) The method of claim 40, wherein the transistor devices are selected from the group consisting of P devices and S devices.

45. (New) The method of claim 44, wherein the second transistor device is an S device and is diode-connected to the input node.

46. (New) The method of claim 40, wherein the supply voltage is selected from the group consisting of about 3 volts, about 5 volts and about 12 volts.

47. (New) The method of claim 40, further comprising controlling a logic network to activate the first transistor device.

48. (New) A method of reducing a voltage at an output node of a power supply comprising:

supplying a supply voltage to an input node of the power supply;  
selectively activating a first transistor device coupled to the input node to pass substantially the entire supply voltage to the output node; and

bleeding sub-threshold current through a second transistor device in parallel with the first transistor device to reduce the voltage across the first device to a voltage that is substantially less than the voltage at the input node, wherein the first and second transistor devices have oxide layers with a thickness of about 200 Angstroms or less.

49. (New) The method of claim 48 wherein the oxide layers of the first and second transistor devices have a thickness of about 100 to about 190 Angstroms.

50. (New) The method of claim 48, wherein the bleeding is performed by a current source coupled to the output node.

51. (New) The method of claim 48, further comprising pulling down the output node voltage to the steady state output node voltage upon deactivation of the first transistor device.

52. (New) The method of claim 48, wherein the transistor devices are selected from the group consisting of P devices and S devices.

53. (New) The method of claim 52, wherein the second transistor device is an S device and is diode-connected to the input node.

54. (New) The method of claim 48, wherein the supply voltage is selected from the group consisting of about 3 volts, about 5 volts and about 12 volts.

55. (New) The method of claim 48, further comprising controlling a logic network to activate the first transistor device.